Timing fluctuations, or jitter, in clocks can degrade audio quality when the clocks are used in analogue to digital or digital to analogue conversion. The asynchronous clocks within the IEEE1394 high performance serial bus produce jitter. This may present challenges for low jitter sample clock recovery in conjunction with the transmission of digital audio using that bus and so the nature of this jitter requires investigation. Measurements of recovered clock jitter in a simple system are presented which confirm the results of a previous simulation of jitter generation mechanisms. Possible engineering solutions are discussed.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is free for AES members and E-Library subscribers.