The Study of Arithmetic and Wordlength Requirements for Digital Audio Filtering Hardware
This paper examines the performance and implementation costs of various filter topologies using fixed and floating-point arithmetic, and paying attention to scaling, quantization noise, coefficient sensitivity, limit cycles, and overflow oscillations. The fractional and integer word-length requirements for various topologies are mathematically simulated. Optimal MAC units for specific topologies in terms of performance and cost are suggested.
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.