This paper examines the performance and implementation costs of various filter topologies using fixed and floating-point arithmetic, and paying attention to scaling, quantization noise, coefficient sensitivity, limit cycles, and overflow oscillations. The fractional and integer word-length requirements for various topologies are mathematically simulated. Optimal MAC units for specific topologies in terms of performance and cost are suggested.

Authors: Clark, Rob J.; Ifeachor, Emmanuel C.; Rogers, Glenn M.
Affiliations: University of Plymouth, Devon, UK ; Allen & Heath Limited, Penryn, Cornwall, UK ; University of Plymouth, Devon, UK (See document for exact affiliation information.)
AES Convention: 99 (October 1995) Paper Number: 4100
Publication Date: October 1, 1995 Import into BibTeX
Subject: Digital Signal Processing
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=7666

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes13)   /pp9496/pp9510/4034.pdf

Start a discussion about this paper!