DSP Strategies for Faster Polynomial Interpllation
An algorithm for calculating a real-time sampling-rate conversion via low-order polynomial interpolation of a digital signal is described. Modifications to common DSP chip architectures are then suggested which will reduce the computational complexity of the presented algorithm compared to that of the classical algorithm.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is temporarily free for AES members.