The theory of asynchronous sample-rate conversion is presented using both the highly interpolated signal-processing model as well as the polyphase filter model. A novel closed-loop address-tracking system is disclosed that solves the problem of clock-edge arrival estimation while at the same time providing a low-jitter selection of the correct polyphase filter for each sampling instant. The proposed signal-processing algorithm has been implemented in an all-digital VLSI chip. Measurement results show good agreement with theory.

Authors: Adams, Robert; Kwan, Tom
Affiliation: Analog Devices Semiconductor, Wilmington, MA
JAES Volume 41 Issue 7/8 pp. 539-555; July 1993
Publication Date: July 1, 1993 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6993

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes5)   /jrnl8997/1993/8488.pdf

Start a discussion about this paper!