Theory and VLSI Architectures for Asynchronous Sample-Rate Converters
The theory of asynchronous sample-rate conversion is presented using both the highly interpolated signal-processing model as well as the polyphase filter model. A novel closed-loop address-tracking system is disclosed that solves the problem of clock-edge arrival estimation while at the same time providing a low-jitter selection of the correct polyphase filter for each sampling instant. The proposed signal-processing algorithm has been implemented in an all-digital VLSI chip. Measurement results show good agreement with theory.
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.