This paper describes a new digital signal processor (DSP) LSI for a digital audio tape (DAT) recorder with a fully digital phase locked loop (PLL). In our newest DSP which uses a ring oscillator to lower the master clock frequency, we have improved the PLL's master to playback (PB) clock frequency ratio to 2.6, where in our currently available DSP, PLL's master to PB ratio is 5.2.

Authors: Fukuda, Shinichi; Fukami, Tadashi; Moroboshi, Arihiro
Affiliation: Sony Corporation, Tokyo, Japan
AES Convention: 93 (October 1992) Paper Number: 3373
Publication Date: October 1, 1992 Import into BibTeX
Subject: Digital Innovations in Audio Technology
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6760

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes12)   /pp9193/pp9210/3433.pdf

Start a discussion about this paper!