Jitter Analysis of Asynchronous Sample-Rate Conversion
Jitter has become a major limiting factor in the quality of D/A conversion. The extensive use of serial communications protocols forces the use of PLL-based clock recovery circuits which often produce unacceptable amounts of jitter. The sensitivity of various D/A conversion techniques to jitter varies widely and is often signal dependent. A new VLSI chip has been designed to solve the problem of asynchronous rate conversion between arbitrary frequencies. A servo-control loop with very long time constants has the effect of heavily low-pass filtering the jitter spectrum, which largely eliminates the effects of jitter on signal quality.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members, $5 for AES members and is free for E-Library subscribers.