A high-performance jitter-reduction circuit based on high-order phase-locked-loop technique has been built for digital audio. It provides over 40-dB attenuation for midfrequencies but still maintains over 10-Hz cutoff frequency. By employing a crystal-based voltage-controlled oscillator, very low intrinsic jitter is achieved.

Author: Wong, Wai-Ki
Affiliation: City Polytechnic of Hong Kong, Hong Kong
AES Convention: 97 (November 1994) Paper Number: 3888
Publication Date: November 1, 1994 Import into BibTeX
Subject: Analog Signal Processing
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6344

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes13)   /pp9496/pp9411/3848.pdf

Start a discussion about this paper!