The Effects of Sampling Clock Jitter on Nyquist Sampling Analog-to-Digital Converters and on Oversampling Delta Sigma ADCs
Sampling clock jitter is inevitable in a digital studio environment. This paper discusses the audio effects of clock jitter on an analog-to-digital converter (ADC). The clock jitter sensitivity of a conventional Nyquist sampling ADC is compared and contrasted to that of a 3MHz 64X oversampling delta sigma ADC.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is temporarily free for AES members.