AES E-Library

Time Domain Performance of Decimation Filter Architectures for High Resolution Sigma Delta Analogue to Digital Conversion

We present the results of a comparison of different decimation architectures for high resolution sigma delta analogue to digital conversion in terms of passband, transition band performance, simulated signal to noise ratio, and computational cost. In particular, we focus on the comparison of time domain group delay response of different filter architectures including classic multistage FIR, cascaded integrator-comb (CIC) with FIR compensation filters, particularly multistage polyphase IIR filter, cascaded halfband minimum phase FIR filter, and multistage minimum phase FIR filter designs. The analysis shows that the multistage minimum phase FIR filter and multistage polyphase IIR filter are most promising for low group delay audio applications.

Authors: Wang, Yonghao; Reiss, Joshua D.
Affiliations: Queen Mary University of London, London, UK; Birmingham City University, Birmingham, UK(See document for exact affiliation information.)
AES Convention:132 (April 2012) Paper Number:8648 Import into BibTeX
Subject:High Resolution and Low Bit Rate

Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD 132Papers)   /conv/132/8648.pdf

Start a discussion about this paper!