In real-time audio or control applications, algorithms are typically developed using simulation tools such as Matlab/Simulink. Traditionally, this development is followed by a conversion to fixed point, and a labour-intensive manual optimisation and conversion to the assembly code of a signal processor or ASIC/FPGA core. The prudent will also run a series of test vector comparisons to check the conversion process. By using custom simulation models, and an automated process of net-list extraction and code generation, these time consuming steps may be eliminated, going from simulation to running embedded DSP code in seconds.

Author: Bentall, Nathan
Affiliation: Oxford Digital Limited, Oxfordshire, UK
AES Conference: 43rd International Conference: Audio for Wirelessly Networked Personal Devices (September 2011)
Paper Number: 5-3
Publication Date: September 29, 2011 Import into BibTeX
Subject: Implementations
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=16122

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD 43rdPapers)   /conf/43/aes43-000018.pdf

Start a discussion about this paper!