A Cascaded Delta-Sigma DAC with DWA for Decreasing Mismatch Effect
In this paper, we propose a small-sized and high performance cascaded delta-sigma DAC (CDS-DAC) that uses an analog FIR filter including a second mismatch shaping functions. If multi-bit DAC was composed, the mismatch caused by variation of elements degrades the overall performance in analog part. We propose novel CDS-DAC having a second-order mismatch shaping function, which can be realized with several switches in analog part and a first order mismatch shaper in digital part in order to improve a performance degradation caused by the mismaches. The simulation result is obtained the SNR of the proposed CDS-DAC is 122 dB when the oversampling ratio is 128 and mismatch of components is 1%.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.