Discrete-time Modeling of Continuous-time Pulse Width Modulator Loops
Continuous-time feedback loops are very popular in the design of class-D power amplifiers where an analog signal is converted to a high power pulse-stream feeding the load. Such loops embed a continuous-time loop filter network, a comparator and a switching power stage. The loop is either synchronized by injection of a carrier signal (e.g. triangle or sawtooth waveform) or is free-running (self-oscillating). Traditionally, the dynamics of these loops are analyzed by using linearized continuous-time models where the comparator is modeled as a gain. However, this method fails to accurately explain several important characteristics such as noise aliasing, image components and loop stability. This paper analyses the sampling nature of the comparator and derives a general linear discrete-time loop small-signal model which can be applied to loops of any order. An important conclusion is that the comparator gain only depends on the slope at zero crossings and not of the amplitude of the comparator input signal. In addition, the model shows important differences between synchronized and free running loops which is demonstrated on simple 1st–order cases.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.