Description of Limit Cycles in Feedback Sigma Delta Modulators
The authors have recently developed a framework for analysis of limit cycle behavior in feedforward sigma delta modulators (SDMs). However, the dynamics of feedback SDMs appear to be completely different. Here, we extend that framework to include limit cycles in feedback SDMs. We prove that for DC inputs, periodic output implies state space periodicity. An outcome of this is that for an Nth order SDM, at least N-1 initial conditions must be fixed in order to have limit cycle behaviour. We present expressions for the minimum disturbance of the input or initial conditions that is needed to break up a limit cycle. These expressions are notably different from the analogous expressions for feedforward SDMs. We show that dithering the quantiser is a sub-optimal approach to removing limit cycles, and limit cycle stability is determined. Examples are provided that illustrate the theoretical results, and these results are also compared with those found for feedforward SDM designs. It is shown that, with respect to limit cycle behaviour, it makes little difference whether feedforward or feedback designs are used.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.