AES E-Library

A Gate-Array Multiplier for Digital Audio Processing

Processing of digital audio requires extremely high-speed arithmetic operations to be performed. Although the audio samples themselves are 16 bits due to AD and DA converter limitations, 24 bits or more are required for intermediate values and for filter coefficients. There are no commercial integrated circuits of the required speed and width at the current time, although there are many on the horizon. We have designed and had made a pair of gate arrays that realize a 24 bit by 24 bit multiply, followed by a 56-bit accumulator with optional saturation. The circuits utilize a 4-stage pipeline and operate with a 65 nanosecond clock. This allows multiply/accumulate operations to be started at a rate greater than 15 Mhz. The circuits have internal diagnostic paths built-in, so that all pipeline stages may be read out.

Authors: Moorer, James A.; Borish, Jeffrey; Snell, John
Affiliation: The Droid Works, San Rafael, CA
AES Convention:78 (May 1985) Paper Number:2243 Import into BibTeX
Subject:Recording

Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes10)   /pp8185/pp8505/2339.pdf

Start a discussion about this paper!