A data conversion technique suitable for digital power amplifiers (DPAs) is described, based on a modified sigma-delta modulator. The pulse-repetition frequency (PRF) in the bit stream is reduced in order to increase the efficiency in the power output switching stage. The system offers PRFs comparable to pulse-width-modulation (PWM)-based DPAs, but with higher linearity and more than a thirty-fold reduction in bit-clock frequency.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is free for AES members and E-Library subscribers.