To use one-bit Sigma-Delta Modulation (SDM) in digital class-D power amplifiers the effective pulse frequency has to be reduced. This paper contains a review about this problem. It will be shown, how the efficiency of the amplifier is degraded by too high pulse frequencies. Fundamental approaches to create high resolution pulse signals with lower pulse rates around 300 to 500 kHz will be shown. One of these is a controlled generation of the pulse-pattern, like it is done in the "Bit-Flipping". Alternative approaches can be found, when the dependency of the generated pulse patterns by the loop filter structure is considered.

Authors: Esslinger, Rolf; Gruhler, Gerhard; Stewart, Robert W.
Affiliations: University of Applied Sciences, Dept. of Microengineering, Germany ; Signal Processing Division, Dept. of Electronic and Electrical Engineering, University of Strathclyde, Glasgow, Scotland (UK)(See document for exact affiliation information.)
AES Convention: 112 (April 2002) Paper Number: 5634
Publication Date: April 1, 2002 Import into BibTeX
Subject: Signal Processing Forum
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=11370

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes19)   /pp2002/pp0205/000171.pdf

Start a discussion about this paper!