This paper presents practical recipes for the processing of DSD-Wide [64FS 8-bit] signals which are fully compatible with the DSD [64FS 1-bit] signals used by the SACD consumer audio format. The designs are presented in a schematic form compatible with implementation by interested engineers in either FPGA or (with some modification) by traditional DSP methods. This is intended to open up the processing of such Super High Fidelity signals to a wider audience.

Authors: Thorpe, Peter; Bentall, Nathan; Cook, Gary; Gerard, Chris; Sleight, Chris; Smith, Mike; Eastty, Peter
Affiliation: SONY Pro-Audio R&D, Oxford, UK
AES Convention: 110 (May 2001) Paper Number: 5377
Publication Date: May 1, 2001 Import into BibTeX
Subject: Signal Processing for Audio
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=9998

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes18)   /pp2001/pp0105/110030.pdf

Start a discussion about this paper!