The advantages of the full complementary symmetry power output stage are described in terms of circuit performance improvements relative to previous design techniques. Analytical studies of thermal stability and overload power limiting are given and sample high performance circuits are discussed.

Author: Haas, George C.
Affiliation: Motorola Semiconductor Products, Inc., Phoenix, AZ
AES Convention: 33 (October 1967) Paper Number: 546
Publication Date: October 1, 1967 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=896

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes7)   /pp5768/pp6710/0514.pdf

Start a discussion about this paper!