A 112-dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling
Conventional sigma-delta digital-analog converters (DACs) have performance limitations due to the use of switched-capacitor filters. In this design, a continuous-time output stage is used to achieve 112-dB signal-to-noise ratio (SNR) in a small chip area. The problems of jitter sensitivity and rise/fall matching are avoided by using a 6-bit modulator with a segmented scrambling circuit, along with a dual return-to-zero circuit.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.