AES E-Library

AES E-Library

A 112-dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling

Document Thumbnail

Conventional sigma-delta digital-analog converters (DACs) have performance limitations due to the use of switched-capacitor filters. In this design, a continuous-time output stage is used to achieve 112-dB signal-to-noise ratio (SNR) in a small chip area. The problems of jitter sensitivity and rise/fall matching are avoided by using a 6-bit modulator with a segmented scrambling circuit, along with a dual return-to-zero circuit.

AES Convention: Paper Number:
Publication Date:

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location:

Start a discussion about this paper!

AES - Audio Engineering Society