A new technique is presented for dithering single-bit sigma-delta modulator (SDM) analog-to-digital and digital-to-analog converters (ADCs and DACs) in the digital domain. The system operates by detecting and randomizing the limit cycles repsonsible for baseband tones. The system is efficient to realize in hardware and avoids the implementation problems of analog dither required in conventional SDM ADCs.

Authors: Macgrath, Anthony J.; Sandler, Mark B.
Affiliation: Department of Electronic and Electrical Engineering, King's College London, London, UK
JAES Volume 45 Issue 6 pp. 467-475; June 1997
Publication Date: June 1, 1997 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=7852

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes5)   /jrnl8997/1997/8681.pdf

Start a discussion about this paper!