Area Efficient Decimation Filter for an 18-Bit Delta-Sigma Analog-to-Digital Converter
The paper describes a multistage decimation filter which consists of seven-cascaded comb filters and a 50-tap single-stage finite-impulse response filter. A novel, multirate comb filter structure is used to reduce the date path width. The coefficients of the FIR filter are optimally quanticized to canonical-signed-digit form to realize a multiplier-free (shift-and-add) implementation with a single accumulator and a 256Fs master clock.
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.