AES Store

Journal Forum

Perceptual Effects of Dynamic Range Compression in Popular Music Recordings - January 2014
4 comments

Accurate Calculation of Radiation and Diffraction from Loudspeaker Enclosures at Low Frequency - June 2013
9 comments

New Measurement Techniques for Portable Listening Devices: Technical Report - October 2013
1 comment

Access Journal Forum

AES E-Library

Analysis of Jitter Rejection of SRCs and DACs Using an NCO

Some recent sample-rate converters (SRCs) and digital-to-analog converters (DACs) have included circuitry which rejects jitter on the applied word clock signals. Jitter attenuation can lead to audible improvements in the playback material, especially when the word clock is synthesized from a highly jittered recovered clock, such as in DBS systems. A simple numerically controlled oscillator (NCO) digital circuit is presented which can be used to demonstrate the jitter rejection. Results are reviewed.

Author:
Affiliation:
AES Convention: Paper Number:
Publication Date:
Subject:

Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.

Learn more about the AES E-Library

E-Library Location:

Start a discussion about this paper!


 
Facebook   Twitter   LinkedIn   Google+   YouTube   RSS News Feeds  
AES - Audio Engineering Society