Some recent sample-rate converters (SRCs) and digital-to-analog converters (DACs) have included circuitry which rejects jitter on the applied word clock signals. Jitter attenuation can lead to audible improvements in the playback material, especially when the word clock is synthesized from a highly jittered recovered clock, such as in DBS systems. A simple numerically controlled oscillator (NCO) digital circuit is presented which can be used to demonstrate the jitter rejection. Results are reviewed.
(See document for exact affiliation information.)
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member Join the AES. If you need to check your member status, login to the Member Portal.
