An IC that combines the functions of an AES/EBU receiver and asynchronous rate converter has been designed. This IC allows the systems designer to receive an external AES/EBU signal and sync it to an internal crystal-controlled system clock. The IC uses an all-digital AES receiver that can tolerate large amounts of jitter and tracks over a wide and continuous range of sample frequencies. The sample-rate converter uses a new algorithm that employs a noise-shaped clock signal in conjunction with a digital interpolator/decimator.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is free for AES members and E-Library subscribers.