Approximation of Decimation Filters Using the SMAC Architecture
In a previous paper, the SMAC architecture has been demonstrated to perform third-order Lagrange polynomial interpolation with fewer DSP execution cycles. The features and constraints of the SMAC architecture are applied to an oversampled sine function to approximate a third-order decimation filter.
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is temporarily free for AES members.