Modern delta-sigma analog-to-digital and digital-to-analog converters are capable of very high levels of perfomance. Realizing the full potential from this class of converters requires attention to many details. These details, which include clock jitter and interference effects, ground plane techniques, minimizing power supply coupling, and reducing tone effects, are discussed and a checklist of rules is presented which, if followed, will ensure optional converter operation.

Author: Harris, Steven
Affiliation: Crystal Semiconductor Corporation, Austin, TX
JAES Volume 41 Issue 10 pp. 782-790; October 1993
Publication Date: October 1, 1993 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6984

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes5)   /jrnl8997/1993/8497.pdf

Start a discussion about this paper!