AES E-Library

VLSI Architectures for Asynchronous Sample-Rate Conversion

The theory of asynchronous sample-rate conversion is presented using both the highly-interpolated signal-processing model as well as the polyphase filter model. A novel closed-loop address-tracking system is disclosed that solves the problem of clock-edge arrival estimation while at the same time providing a low-jitter selection of the current polyphase filter for each sampling instant. The proposed signal-processing algorithm is well-suited to VLSI implementation, with only modest amounts of RAM, ROM, and digital filter hardware required.

Authors: Adams, Robert; Kwan, Tom
Affiliation: Analog Devices Semiconductor, Wilmington, MA
AES Convention:93 (October 1992) Paper Number:3355 Import into BibTeX
Subject:Digital Signal Processing

Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes12)   /pp9193/pp9210/3415.pdf

Start a discussion about this paper!