Real-time algorithms for digital signal processors require lengthy development cycles involving nonreal-time hardware. Using the ISPW, DSP applications can be prototyped with C and max in real time. This dramatically improves the development cycle by accelerating the generation of test results and by allowing the algorithm to be perfected before the start of DSP code generation.

Authors: Francis, Charles E. H.; Simmons, Pamela A.
Affiliation: Clef Digital Systems Ltd., Aberystwyth, United Kingdom
AES Convention: 94 (March 1993) Paper Number: 3519
Publication Date: March 1, 1993 Import into BibTeX
Subject: Digital Signal Processing
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6633

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes12)   /pp9193/pp9303/3560.pdf

Start a discussion about this paper!