Perceptual Effects of Dynamic Range Compression in Popular Music Recordings - January 2014
Accurate Calculation of Radiation and Diffraction from Loudspeaker Enclosures at Low Frequency - June 2013
New Measurement Techniques for Portable Listening Devices: Technical Report - October 2013
A Single-Chip Stereo 16-Bit A/D Converter and Quad 16-Bit D/A Converter for Automotive and Consumer Applications
A single CMOS chip has been realized which includes two 16-bit A/D converters and four 16-bit D/A converters. Also included is an adjustable input gain section, as well as an adjustable output level section. An on-chip PLL allows the device to be clocked by an audio sample rate clock (for example 44.1 kHz). Topics discussed include design trade-offs in filter performance to achieve low cost, and novel techniques used to achieve a low-jitter integrated PLL.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.