Synchronized Swept-Sine: Theory, Application, and Implementation - October 2015
Effect of Microphone Number and Positioning on the Average of Frequency Responses in Cinema Calibration - October 2015
The Measurement and Calibration of Sound Reproducing Systems - July 2015
A Single-Chip DSP Implementation of a High-Quality Low Bit-Rate Multichannel Audio Coder
A single-chip implementation of the Dolby AC-3 multichannel audio coding algorithm is presented. AC-3 is a high-quality, low bit-rate coding technique for 5.1-channel audio. This paper describes an efficient implementation of the algorithm on a powerful new DSP chip, the Zoran ZR38000. Specific areas in which the chip architecture has been exploited to optimize the algorithm are discussed, and contrasted with an equivalent implementation on a multichip platform using standard DSP technology.
Click to purchase paper or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $20 for non-members, $5 for AES members and is free for E-Library subscribers.