A two-channel 16-bit analog-to-digital (A/D) converter employing oversampling techniques has been developed. The device contains two fourth-order delta-sigma modulators with 1-bit outputs, each followed by a digital finite impulse response filter/decimator. The analog inputs are samples at 3.072 MHz and the digital words are output at 48 kHz.

Authors: Welland, David R.; Del Signore, Bruce P.; Swanson, Eric J.; Tanaka, Tadashi; Hamashita, Koichi; Hara, Susumu; Takasuka, Kaoru
Affiliations: Crystal Semiconductor Corporation, Austin, TX ; Asahi Kasei Microsystems, Inc., Tokyo, Japan(See document for exact affiliation information.)
JAES Volume 37 Issue 6 pp. 476-486; June 1989
Publication Date: June 1, 1989 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=6083

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes5)   /jrnl8997/1989/8285.pdf

Start a discussion about this paper!