Sampling clock jitter is inevitable in a digital studio environment. This paper discusses the audio effects of clock jitter on an analog-to-digital converter (ADC). The clock jitter sensitivity of a conventional Nyquist sampling ADC is compared and contrasted to that of a 3MHz 64X oversampling delta sigma ADC.

Author: Harris, Steven
Affiliation: Crystal Semiconductor Corporation, Austin, TX
AES Convention: 87 (October 1989) Paper Number: 2844
Publication Date: October 1, 1989 Import into BibTeX
Subject: Recording
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=5850

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes11)   /pp8690/pp8910/2926.pdf

Start a discussion about this paper!