A microprogrammed high-speed signal processor is presented. Bipolar bit-slice arithmetic logic units (ALU) combined with high-speed parallel multipliers permit the processing programs, such as digital filters and reverberation simulations requiring many additions and multiplications, to be executed rapidly and efficiently. Microinstructions and the microprogram development system, designed for this machine, are also described.

Authors: Sekiguchi, Keisuke; Ishizaka, Koichi; Matsudaira, T. Ken; Nakajima, Heitaro
Affiliation: Sony Corporation, Tokyo, Japan
JAES Volume 31 Issue 7/8 pp. 517-522; August 1983
Publication Date: August 1, 1983 Import into BibTeX
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=4560

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes4)   /jrnl7888/1983/7934.pdf

Start a discussion about this paper!