The development cycle for high performance audio applications using System-on-Chip (SoC) Field Programmable Gate Arrays (FPGAs) is long and complex. To address these challenges, an open source audio processing platform based on SoC FPGAs is presented. Due to their inherently parallel nature, SoC FPGAs are ideal for low latency, high performance signal processing. However, these devices require a complex development process. To reduce this difficulty, we deploy a model-based hardware/software co-design methodology that increases productivity and accessibility for non-experts. A modular multi-effects processor was developed and demonstrated on our hardware platform. This demonstration shows how a design can be constructed and provides a framework for developing more complex audio designs that can be used on our platform.

Authors: Vannoy, Trevor; Davis, Tyler; Dack, Connor; Sobrero, Dustin; Snider, Ross
Affiliations: Montana State University, Bozeman, MT, USA; Flat Earth Inc., Bozeman, MT, USA(See document for exact affiliation information.)
AES Convention: 147 (October 2019) Paper Number: 10250
Publication Date: October 8, 2019 Import into BibTeX
Subject: Posters: Audio Signal Processing
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=20623

Download Now (1.2 MB)

This paper is Open Access which means you can download it for free.

Learn more about the AES E-Library

E-Library Location:   /conv/147/10250.pdf

Start a discussion about this paper!