An efficient method to linearize the switching (power) stage of open-loop class D amplifiers is presented. This technique has been successfully applied to an open-loop fully-digital PWM class D amplifier designed in a 40 nm CMOS process leading to nearly 15 dB improvement in the Total Harmonic Distortion (THD). Simulated open-loop class D amplifier performance resulted to 105 dBA Signal-to-Noise Ratio (SNR), and 1W output power over 8 Ohm with 90% power efficiency and 0.014% THD.

Authors: Guanziroli, Federico; Confalonieri, Pierangelo; Nicollini, Germano
Affiliation: STMicroelectroics, Milan, Italy
AES Convention: 140 (May 2016) Paper Number: 9484
Publication Date: May 26, 2016 Import into BibTeX
Subject: Audio Equipment and Audio Formats
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=18183

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD 140Papers)   /conv/140/9484.pdf

Start a discussion about this paper!