Self-synchronizing converters represent an elegant and cost effective solution for audio functionality integration into SoC (System-on-Chip) as they integrate both conversion and clock synchronization functionalities. Audio performance of such converters is, however, very dependent on the jitter rejection capabilities of the synchronization system. A methodology based on two period deviation tolerance templates is described for evaluating such synchronization solutions, prior to any silicon measurements. It is also a unique way for specifying expected performance of a synchronization system in the presence of jitter on the audio interface. The proposed methodology is applied to a self-synchronizing audio converter and its advantages are illustrated by both simulation and measurement results.

Authors: Legray, Francis; Heeb, Thierry; Genevey, Sebastien; Kuo, Hugo
Affiliations: Dolphin Integration, Meylan, France; Digimath, Sainte-Croix, Switzerland; SUPSI, ICIMSI, Manno, Switzerland(See document for exact affiliation information.)
AES Convention: 133 (October 2012) Paper Number: 8729
Publication Date: October 25, 2012 Import into BibTeX
Subject: Amplifiers, Transducers, and Equipment
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=16471

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD 133Papers)   /conv/133/8729.pdf

Start a discussion about this paper!