This paper details design requirements and practical solution for a coherent switch. Basically, the circuit consists of a binary counter operating a gate, in which the ON and OFF periods of the gate may be independently variable, the periods being powers of two. Provision is made to vary the phase of the onset and cessation of each tone burst, over a range of approximately ±45°. In order to test overload recovery time of amplifiers, as required by the new I.E.C. regulations, the level in the OFF position can be varied. Maximum ratio of ON and OFF levels, is on the order of 40 dB. The operating frequency is from dc to approximately 40 kHz.
https://www.aes.org/e-lib/browse.cfm?elib=1487
Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!
This paper costs $33 for non-members and is free for AES members and E-Library subscribers.
Learn more about the AES E-Library
Start a discussion about this paper!
