Journal Forum

A Meta-Analysis of High Resolution Audio Perceptual Evaluation - June 2016
2 comments

Synthetic Reverberator - January 1960
3 comments

Sound Board: High-Resolution Audio - October 2015
4 comments

Access Journal Forum

AES E-Library

Delta-Sigma DAC Topologies for Improved Jitter Performance

Document Thumbnail

Specifications for audio digital-to-analog converters (DACs) place requirements on the analog circuit design that contradict physical design conditions in a modern, digital-oriented system on a chip process. Because of low supply voltages, use of current-steering DACs has become the dominant choice for high resolution applications. Fed by a delta-sigma modulator that requantizes the digital signal to a manageable number of bits, the current-steering DAC is a continuous time type converter without any discrete time filtering. This makes it very susceptible to sampling clock jitter. In this paper, jitter induced distortion is addressed at a topology level, investigating design choices for the delta-sigma requantizer and the possible use of semidigital multi-bit current-steering filter DACs to reduce problems with jitter susceptibility.

Authors:
Affiliation:
AES Convention: Paper Number:
Publication Date:
Subject:
Permalink: http://www.aes.org/e-lib/browse.cfm?elib=14627

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is temporarily free for AES members.

Learn more about the AES E-Library

E-Library Location:

Start a discussion about this paper!


 
Facebook   Twitter   LinkedIn   Google+   YouTube   RSS News Feeds  
AES - Audio Engineering Society