We present a mathematical framework, based on state space modelling, for the description of limit cycles of Sigma Delta Modulators (SDMs). Using a dynamical systems approach, the authors treat sigma delta modulators as piecewise linear maps. This enables us to find all possible limit cycles that might exist in an arbitrary sigma delta modulator with predefined input. We then focus on a DC input analyse their stability and show exactly the amount of dither that is necessary to remove any given limit cycle. Using several different SDM designs, we locate and analyse the limit cycles and thus verify the results by simulation.

Authors: Reiss, Joshua D.; Sandler, Mark; Reefman, Derk; Janssen, Erwin
Affiliations: Philips Research, Eindhoven, The Netherlands ; Queen Mary, University of London, London, UK(See document for exact affiliation information.)
AES Convention: 115 (October 2003) Paper Number: 5936
Publication Date: October 1, 2003 Import into BibTeX
Subject: Signal Processing for Audio
Permalink: https://www.aes.org/e-lib/browse.cfm?elib=12352

Click to purchase paper as a non-member or login as an AES member. If your company or school subscribes to the E-Library then switch to the institutional version. If you are not an AES member and would like to subscribe to the E-Library then Join the AES!

This paper costs $33 for non-members and is free for AES members and E-Library subscribers.

Learn more about the AES E-Library

E-Library Location: (CD aes20)   /pp2003/pp0310/00124.pdf

Start a discussion about this paper!